Toggle navigation
Nitish Srivastava
Home
Publications
Talks
Industry
Posts
Projects
Teaching
Contact
Design and Generation of Efficient Hardware Accelerators for Sparse and Dense Tensor Computations
Nitish Srivastava
Abstract
Type
Conference proceedings
Publication
Ph.D. Dissertation
Date
October, 2020
Links
PDF
Slides
←
MatRaptor: A Sparse-Sparse Matrix Multiplication Accelerator Based on Row-Wise Product