

# Nitish Kumar Srivastava

Apt 5G, 319 Highland Road, Ithaca, NY

nks45@cornell.edu

<https://nitish2112.github.io/>

---

EDUCATION	<b>Ph.D. candidate, ECE, Cornell University</b> <span style="float: right;"><i>Aug'14-present</i></span> Advisors: Prof. David Albonesi & Prof. Zhiru Zhang <b>CGPA: 4.01/4.0</b>
	<b>B.Tech, EE, Indian Institute of Technology, Kanpur</b> <span style="float: right;"><i>July'10-May'14</i></span> <b>Institute Rank 1, GPA: 10/10</b>
RESEARCH	<b>Hardware Software Co-design for Accelerating Sparse and Dense Tensor Algebra</b> <span style="float: right;"><i>Oct'16</i></span> <i>Under Dr. David Albonesi, Dr. Zhiru Zhang and Dr. Christopher Batten, ECE, Cornell University</i> <ul style="list-style-type: none"><li>• Designing a storage formats and hardware accelerator for sparse and dense tensor algebra.</li><li>• Implementing the design on FPGA for prototyping.</li></ul> <b>Halide-based Compiler for Accelerating Dense Tensor Computations on FPGA</b> <span style="float: right;"><i>July'18</i></span> <i>Under Dr. Hongbo Rong, Intel Parallel Computing Lab, Dr. Zhiru Zhang, ECE, Cornell University</i> <ul style="list-style-type: none"><li>• Creating a language and compiler for generating spatial hardware for dense tensor computations.</li><li>• SGEMM design with 10 lines of code generates a FPGA design which matches performance of Altera IP.</li></ul> <b>Operation Dependent Frequency Scaling using Desynchronization</b> <span style="float: right;"><i>June'15</i></span> <i>Under Dr. Rajit Manohar, ECE, Cornell University</i> <ul style="list-style-type: none"><li>• Designed efficient clock network using asynchronous handshakes to dynamically scale the frequency.</li><li>• Can scale frequency of processors every cycle based on dynamic instruction stream.</li></ul> <b>Accelerating Face Detection on Programmable SoC Using HLS</b> <span style="float: right;"><i>Jan'15</i></span> <i>Under Dr. Zhiru Zhang, ECE, Cornell University</i> <ul style="list-style-type: none"><li>• Designed accelerator for Viola Jones face detection algorithm using High Level Synthesis.</li><li>• Able to achieve a frame rate of more than 30 fps suitable for realtime applications.</li></ul>
PUBLICATIONS	<ul style="list-style-type: none"><li>• <b>Productively Generating High-Performance Spatial Hardware for Tensor Computations</b> Nitish Srivastava, Hongbo Rong, Zhiru Zhang, etc. (submitted to FCCM 2019 )</li><li>• <b>Operation Dependent Frequency Scaling using Desynchronization</b> Nitish Srivastava and Rajit Manohar, IEEE, Transactions on VLSI systems (TVLSI), 2019</li><li>• <b>Rosetta: A Realistic HLS Benchmark Suite for Software Programmable FPGAs</b> Y. Zhou, U. Gupta, S. Dai, R. Zhao, N. Srivastava, H. Jin et.al. Int'l Symposium on FPGAs, 2018</li><li>• <b>Accelerating Face Detection on Programmable SoC Using C-Based Synthesis.</b> Nitish Srivastava, Steve Dai, Rajit Manohar and Zhiru Zhang, Int'l Symposium on FPGAs, 2017</li><li>• <b>Flexible and dynamic power allocation in broadband multi-beam satellites.</b> Nitish Srivastava, and A. K. Chaturvedi, IEEE Communications Letters, 2013</li></ul>
PATENTS	<b>Operation Dependent Frequency Scaling using Desynchronization (under process)</b>
SELECTED AWARDS	<ul style="list-style-type: none"><li>• Selected as a <b>Cornell Fellow</b> in 2014 for outstanding academic performance.</li><li>• <b>President's Gold Medal</b> for best academic performance in the graduating batch, 2014.</li><li>• <b>Proficiency Medal and Pratik Mishra Gold Medal</b> for the best performance in ECE 2014.</li><li>• Awarded <b>Viterbi scholarship</b> ( 20 selections all over India ) in 2013.</li><li>• <b>All India Rank (AIR) 364(99.99 percentile)</b> in IIT JEE'10.</li></ul>
TECHNICAL SKILLS	<b>Hardware</b> Verilog, Vivado HLS, Altera Opencl, BSV, Synopsys CAD tools, gem5 <b>Software</b> Halide, C, C++, Python, Java, MATLAB, OpenMP, MPI, CUDA, Opencl
RELEVANT COURSES	Computer Architecture Parallel Computing Operating Systems Analysis of Algorithm Compilers Machine Learning